P. PARIKH 2 Serial No. 10/770,046 Ryan, Mason & Lewis, LLP; R. J. Mauri (203) 255-6560

FIG. 1A







FIG. 1B




P. PARIKH 2 Serial No. 10/770,046 Ryan, Mason & Lewis, LLP; R. J. Mauri (203) 255-6560





P. PARIKH 2 Serial No. 10/770,046 Ryan, Mason & Lewis, LLP; R. J. Mauri (203) 255-6560





4/9





P. PARIKH 2 Serial No. 10/770,046 Ryan, Mason & Lewis, LLP; R. J. Mauri (203) 255-6560

FIG. 6




FIG. 7

700

М	PHASE	
50 (0)	1	
49 (-1)	8	
50 (0)	7	
50 (0)	6	
50 (0)	5	
50 (0)	4	
50 (0)	3	
50 (0)	2	
50 (0)	1	
49 (-1)	8	

M	PHASE]
50 (0)	1	717-1
50 (0)	2	717-2
50 (0)	3	717-3
50 (0)	4	717-4
50 (0)	5	717-5
50 (0)	6	717-6
50 (0)	7	717-7
50 (0)	8	717-8
51 (+1)	1	717-9
50 (0)	2	717-10

FIG. 8


```
module dn_to_up_profile
                                             ( // Inputs
                              slew_up, PII_CIk_Early, RESET,
                             IN_MOFSET2, IN_MOFSET1, IN_MOFSET0,
                              IN_SELPH3, IN_SELPH2, IN_SELPH1, IN_SELPH0,
                              // Outputs
                              OUT_MOFSET2, OUT_MOFSET1, OUT_MOFSET0,
                              OUT_SELPH3, OUT_SELPH2, OUT_SELPH1, OUT_SELPH0
input
           slew up;
                              // Active high control. Outputs=inputs if slew_up=0.
           PII_CIk_Early;
                              // Clock.
input
                              // Active high reset.
input
           RESET;
                              // The M bits.
           IN_MOFSET2;
input
           IN_MOFSET1;
input
           IN_MOFSETO;
input
           IN_SELPH3;
                              // Expect always 0 so not sampled.
input
           IN_SELPH2;
                              // The phase bits.
input
           IN_SELPH1;
input
           IN_SELPHO;
input
                             // The M bits.
           OUT_MOFSET2;
output
output
           OUT_MOFSET1;
output
           OUT_MOFSETO;
           OUT_SELPH3;
                                 Always 0.
output
                             // The phase bits.
           OUT_SELPH2;
output
output
           OUT_SELPH1;
           OUT_SELPHO;
output
reg |2:0|
           last_selph;
reg [2:0]
           local_selph;
wire[2:0]
           current_selph;
always @( IN_SELPH2 or IN_SELPH1 or IN-SELPH0 )
   begin
           // 2s-complement implementation
           case ( {IN_SELPH2, IN_SELPH1, IN_SELPH0{ )
               3'b000 : local\_selph = 3'b000;
               3'b001 : local_selph = 3'b111;
               3'b010 : local_selph = 3'b110;
               3'b011 : local_selph = 3'b101;
               3'b100 : local_selph = 3'b100;
               3'b101 : local\_selph = 3'b011;
               3'b110 : local\_selph = 3'b010;
               3'b111 : local_selph = 3'b001;
           endcase // case( {IN_SELPH2, IN_SELPH1, IN_SELPH0} )
   end // always @ ( IN-SELPH2 or IN_SELPH1 or IN_SELPH0 ) -
```

P. PARIKH 2 Serial No. 10/770,046 Ryan, Mason & Lewis, LLP; R. J. Mauri (203) 255-6560

8/9

FIG. 8 cont.

```
current_selph[2] = slew_up ? local_selph[2] : IN_SELPH2;
assian
           current_selph[1] = slew_up ? local_selph[1] : IN_SELPH1;
assign
           current_selph[0] = slew_up ? local_selph[0] : IN_SELPHO;
assign
always @( posedge RESET or posedge PII_Clk_Early)
   begin
           if ( RESET == 1'b1 )
               begin
                  last_selph <= 4'b0000;
               end
           else
               begin
                  last_selph <= current_selph;</pre>
              end
   end // always @ ( posedge RESET or posedge PII_CIk_Early)
           OUT_SELPH3 = slew_up ? 1'b0 : IN_SELPH3;
assign
           OUT_SELPH2 = slew_up ? local_selph[2] : IN_SELPH2;
assian
assign
           OUT_SELPH1 = slew_up ? local_selph[1] : IN_SELPH1;
           OUT_SLEPHO = slew_up ? local_selph[0] : IN_SELPHO;
assign
// MOFSET for slewing up will be either 000 or 001, depending
// on whether the phase has just rolled over from 7 to 0.
           OUT_MOFSET2 = slew_up ? 1'b0 : IN_MOFSET2;
assign
           OUT_MOFSET1 = slew_up ? 1'b0 : IN_MOFSET1;
assign
           OUT_MOFSETO = slew_up ? ( ( (last_selph > local_selph) ||
assian
                             ((last_selph == local_selph) &&
                               (IN\_MOFSET2 == 3'b1) &&
                               (IN\_MOFSET1 == 3'b0) \&\&
                               (IN\_MOFSETO == 3'b1))
                                         ? 1'b1 : 1'b0 ) : IN_MOFSETO;
endmodule
```






FIG. 10